An issuer-controlled process that allows a chip-initiated authorization request below the Floor Limit to be processed without sending the request to the issuer.
